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Abstract—Introduction of the Modular Multilevel Converter
(MMC) has enabled the exploitation of Voltage Source Converters
(VSCs) in an increasing number of High Voltage Direct Current
(HVDC) applications. Subsequently, some new topologies and
solutions have been presented to tailor the MMC concept to
specific uses. Particular attention has been paid to reduction of
the converter footprint for applications where plant size is a
critical economic aspect, for example, in off-shore installations.
This paper introduces a new series connected modular mul-
tilevel ac/dc converter, the Series Chain-link Converter (SCC),
which gives a significant reduction in the required number of sub-
modules (SMs) and a more compact distribution of the energy
storage, compared to an MMC. In the paper, the operating
principle of the converter and its design are discussed in detail;
the sub-module count and energy storage requirement are also
given. The basic control loops required for the practical operation
of the converter are presented and designed. The SCC concept
has been experimentally validated on a small-scale 450V dc,
415V ac, 4.5kVA laboratory prototype, confirming the practical
viability of the topology.
Index Terms—HVDC, Modular Multilevel Converter, Series
Chain-link Converter.
I. INTRODUCTION
HVdc has proven to be a more convenient solution thanconventional ac systems for long distance power trans-
mission since the 1950s. Recently, Voltage Source Converters
(VSCs) have been extensively investigated as a replacement
for Line Commuted Converters (LCCs) in order to (1) reduce
the converter station footprint, (2) provide independent control
of the active and the reactive power and (3) enable black-
start capabilities. VSC technology has been employed for a
long time in medium voltage (MV) applications, such as MV
drives [1], [2]. However, the basic 2-level VSC has severe
drawbacks at higher voltage and power ratings because of the
static and dynamic balancing required for series connected
semiconductors, the high switching loss and high dv/dt which
impacts on the insulation of transformers and inductors [3].
To overcome the limitations of the 2-level VSC, multilevel
conversion has been investigated since the 1980s, starting
from the 3-level NPC converter introduced by Nabae et al.
in [4]. However, the non-modular structure has limited the
application of the NPC in high voltage converters with more
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levels. Another solution, the Cascaded H-Bridge (CHB) was
proposed in [5] where the multilevel voltages are obtained by
the series connection of H-bridges, each requiring an isolated
dc source. The first multilevel converter targetted for HVDC
applications was the Flying Capacitor converter (FC) [6] but
the large number of capacitors, with progressively increasing
voltage ratings, required to achieve suitable voltage levels has
affected its practical exploitation.
A remarkable step forward in multilevel conversion was
presented in [7], where a chain-link of H-bridges with floating
capacitors was used in a three-phase STATCOM. In the early
2000s, Marquadt et al. introduced the first Modular Multilevel
Converter (MMC) for ac/dc conversion [8]. The MMC has
allowed the exploitation of VSC concepts in HVDC applica-
tions where compact converter size, black start capability and
independent active and reactive power control are required. As
highlighted in [9], the footprint of an MMC-VSC converter
substation can potentially be between one third and one
quarter of an equivalent LCC substation. In addition, the MMC
features straightforward redundancy, modular structure, lower
power losses than other VSCs and low dv/dt impressed on
magnetic components.
The MMC has been adopted in a number of HVDC instal-
lations from the main industrial leaders as in [9] and [10]. In
off-shore applications, the converter platform plays a key role
in the final cost [11], and the advantage of the MMC is the
significant reduction in filtering components and the absence
of reactive power compensation components. However, im-
proving the MMC power density is one of the most important
targets for further developments of the topology. For example,
a Twin Module (TM) could be used to compact 3 voltage
levels in a single sub-module unit [12].
The constant attention on the MMC concept has led to
the introduction of new modular multilevel topologies. In
[13] and [14], a hybrid modular multilevel VSC and its
augmented version, the Series Bridge Converter (SBC), have
been presented. Due to the series connection of phase chain-
links on the dc side and the production of rectified ac wa-
veforms, these topologies have a low number of SMs and
reduced energy storage. However, three “unfolding bridges”
are required and the control of the ac and dc sides is not
completely decoupled. In the Alternate Arm Converter [15],
the reduction of SMs is achieved by switching the ac current
path from the upper to the lower arms of each phase leg.
This also reduces the required energy storage. Despite these
advantages, the converter balancing procedure is complicated
when the converter is operated away from the “sweet spot”.
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operation similar to the AAC but it uses only one chain-link of
SMs per-phase, further reducing the required number of SMs.
However, as in the AAC it requires a capacitive filter on the dc
side and additionally a series connection of basic commutation
cells (IGBT + anti-parallel diode) across the dc link, one per
phase. A series connected MMC (SC-MMC) is presented in
[17]. As for the MMC the SC-MMC retains decoupled control
of the ac and dc side but it requires 12 arm inductors. An
additional multilevel topology that uses the series connection
of the phases is presented in [18]. Despite the interesting
connection this topology requires high energy stored in the
chain-links connected in the path of the ac current.
The introduction of the Series Chain-link Converter (SCC)
proposed in this paper is motivated by the aim to reduce
the number of required sub-modules and to achieve a more
compact distribution of the energy within the converter with
respect to an MMC, and for this reason it is based on
series connection of the converter phases on the dc side.
At the same time, the converter is conceived to retain the
important characteristics of the MMC such as independent dc
and ac control capability, low power losses and similar total
energy storage requirements. The design should also guarantee
converter operation in abnormal grid scenarios, such as voltage
imbalances and more onerous fault conditions.
The rest of the paper is organised as follows. Section II
describes the SCC in detail, including the different topological
options and the considerations that led to the choice of
the final topology of the converter. The basic steady-state
equations governing the converter operation are presented, and
sizing of the converter is discussed including the number of
required sub-modules and energy storage. Section III discusses
the control loops and their design. Section IV describes the
experimental prototype used for the evaluation of the converter
and Section V shows experimental results in steady-state and
during transients, confirming the practical feasibility of the
topology.
II. THE SERIES CHAIN-LINK CONVERTER
The general schematic of the proposed converter is pre-
sented in Fig. 1. The SCC is obtained by connecting three
longitudinal chain-links (L-CH) of half-bridge sub-modules in
series on the dc side. In normal steady state conditions, each
L-CH must generate one third of the total dc voltage plus the
ac voltage of the corresponding phase. The sum of the three L-
CH voltages is equal to the total dc link voltage, since in steady
state the three ac components in each L-CH are a symmetrical
set of voltages. The dc voltage can then be adjusted by a
coordinated action on the dc component produced by each L-
CH. On the ac side, the phase voltage is derived from each
L-CH by eliminating the dc “offset”. This task is carried out,
for each phase, by a transverse branch (T-branch), and the
methods proposed to eliminate the dc offset use a combination
of either full-bridge or half bridge SMs and passive elements
such as inductors and capacitors. The resulting ac voltages are
applied to the secondary windings of either three independent
single phase transformers or a three phase transformer with all
Fig. 1: Schematic of the Series Chain-link Converter (SCC) including ideal
voltage waveforms on the ac and dc side of the converter.
the individual winding terminals accessible on the converter
side. The three transformer windings on the grid side may
be arranged in a star or delta configuration. The need for a
transformer is not generally a disadvantage since, although
the MMC has been proposed as a transformer-less solution
[19], in practice a transformer is nearly always used in HVDC
applications to meet system requirements. A transformer is
normally required in order to adjust the ac voltage on the
converter side [20]. A delta connection of the transformer
on the converter side also allows optimisation of the output
voltage capabilities of converter by using the third harmonic
injection as reported in [21]. The main benefits of using a
transformer in an HVDC system are summarised in [22]. The
transformer provides additional coupling reactance, adjusts the
ac voltages at optimal levels, provides galvanic isolation and
prevents the flow of the zero sequence between the ac system
and the converter.
A. Converter description
Despite the different options for the realisation of the T-
branch, which are discussed later, each of the proposed solu-
tions has the same circuit configuration on the dc side, with
half-bridge SM L-CHs. To introduce the working principle of
the converter, the dc side is considered first. The arrangement
in Fig. 2, representing the most general realisation of the T-
branch using a combination of passive and active elements, can
be used as a reference for the analysis. For now, the T-branches
can be considered as ideal elements that perfectly remove the
dc offset produced by the corresponding L-CHs. Assuming the
L-CHs are represented as ideal controllable voltage sources,
the basic equations describing the converter can be formulated.
During normal operation, the voltage generated by each L-
CH circuit is 1/3rd of the total dc voltage plus the ac voltage
component needed to regulate the power transfer between the
3converter and the ac grid. During normal operation, the i-th
(i = 1, 2, 3) L-CH produces a voltage of the form:
viL−CH(t) =
Vdc
3
+ r · Vˆphase sin
(
ωg · t− i− 1
3
pi
)
(1)
The current flowing in the i-th L-CH can be described by the
following equation,
iiL−CH(t) = Idc −
1
r
Iˆphase sin
(
ωg · t− ϕ− i− 1
3
pi
)
(2)
where Vˆphase and Iˆphase are respectively the ac grid voltage
and current amplitudes, ωg is the angular frequency of the
grid, ϕ is the phase shift between the ac voltage and the ac
current and r is the secondary to primary transformer ratio, as
shown in Fig. 2. Since the dc voltage in each L-CH is Vdc/3
the modulation index m can be defined as:
m =
3 · r · Vˆphase
Vdc
(3)
Note that m = 1 corresponds to the maximum ac side voltage
that can be generated with conventional modulation. When the
dc power matches the ac power, the power balance equation
holds:
Vdc · Idc = 3
2
Vˆphase · Iˆphase cos (ϕ) (4)
and then the relation between the dc and the ac current assumes
the following expression,
Idc =
1
2
m
Iˆphase
r
cos (ϕ) (5)
As for the MMC, control of the dc and ac sides can be
completely decoupled. The decoupling in the SCC is evident,
since the sum of the dc voltage components of each L-CH
controls the dc side power transfer while the ac components
control the ac side power.
Fig. 2: Generalised representation of the SCC with inductors, capacitors and
chain-links in the T-branches. Note that the ac line inductance is not shown
and is assumed to be incorporated in the leakage inductance of the transformer
in each phase.
The number of required SMs in each L-CH can be obtained
using the eq. (1),
NSML−CH =
⌈∣∣vˆiL−CH ∣∣
VSM
⌉
(6)
where vˆiL−CH is the maximum voltage produced by each
L-CH and VSM is the nominal SM voltage. Eq. (6) can
be rearranged and expressed as a function of the ac grid
voltage. To do so, some assumptions are necessary. Firstly,
it is assumed that there is no voltage generated across the T-
branches at the line frequency. To further simplify the analysis,
the transformers are considered to be ideal and the voltage
drop across the leakage inductance is neglected. In order to
adjust the voltage levels during the normal converter operation,
regulation margins must be guaranteed on both the dc and ac
voltages. By defining the dc regulation margin RMdc, the dc
link voltage range can be expressed as:
Vdc = (1±RMdc)Vdc,N (7)
where Vdc,N is the dc link nominal voltage.
A similar expression can also be derived for the ac voltages,
Vˆphase = (1±RMac) · r · Vˆphase,N (8)
where RMac is now the ac voltage regulation margin and
Vˆphase,N is the nominal ac phase voltage. To produce the
desired L-CH voltage with half-bridges, the ac voltage must
always be smaller then the minimum dc voltage produced by
each L-CH,
(1−RMdc) Vdc,N
3
≥ (1 +RMac) · r · Vˆphase,N (9)
For given nominal ac and dc system voltages, and having fixed
the regulation margins, eq. (9) can be used to identify the
transformer turns ratio r. In addition to RMdc and RMac, a
redundancy factor kr should be included. Taking into account
the constraint (9), (6) can be used to determine the NSM in
each L-CH, having fixed the design factors (RMdc, RMac
and kr), the transformer turns ratio and the nominal VSM .
The resulting expression to determine the number of SM of
the L-CH (NSML−CH ) is given in the Appendix.
B. T-branch options
As highlighted earlier, the series connection of L-CHs on
the dc side provides no path to eliminate the dc component
(offset) from the ac side. Consequently, this must be removed
by adding the T-branches. An important design aspect is the
choice of the most convenient topology for the T-branches.
Additionally, the T-branch can be designed to cooperate with
L-CHs in dealing with unbalanced and fault conditions in the
grid. Intuitively, it may be convenient to use the additional
degree of freedom on the T-branch to guarantee, throughout
the converter operating range, the constraint of a ripple free
dc side,
3∑
i=1
viL−CH(t) = Vdc (10)
4If eq. (10) is not respected, ac components may appear on the
dc side leading to deteriorated operation of the converter.
The minimum circuit configuration to block the dc offset
on the ac side is a series capacitor. However, the dc blocking
function should be performed with:
1) minimum size of the dc blocking circuit;
2) minimum impact on the ac voltage generation capability.
These two objectives conflict, since with just a capacitor in
the T-branch, it alone must be sized to guarantee negligible
ac voltage drop. This leads to high values of capacitance and
makes the solution impractical.
1) Passive T-branch: The limitations of a purely capacitive
T-branch can be overcome by replacing the blocking capacitor
with an LC (inductor Lr and blocking capacitor CT ) series
resonant tank, resonating at the line frequency. Doing so, the
size of the capacitor can be reduced, and the ac voltage drop
across the capacitor will be eliminated by the antiphase voltage
across the resonant inductor. Note that this resonating inductor
is seperate from the ac line inductance. The total impedance
as seen from the grid is still inductive, assuming that the
transformers are designed for a specific value of leakage
inductance [23]. This solution is denoted as the Passive T-
branch SCC.
Fig. 3: Passive T-branch. The series connected inductor is selected to create
a resonance tank, with the capacitor, at the line frequency.
Although dc offset elimination is achieved, an additional
passive component is required (the inductor) and furthermore
no “active” control of the T-branch can be achieved. Whilst
it introduces a useful concept, the lack of flexibility in this
solution is a serious limitation and we do not consider it in
any further detail here.
2) Hybrid T-branch: The scheme proposed in Fig. 2 uses
a combination of active components (chain-link of SMs – T-
CH) and passive elements in the T-branches and will be
referred to as a Hybrid T-branch SCC. In the Hybrid T-branch
Fig. 4: Hybrid transverse T-branch, obtained with the series connection of a
transverse full-bridge chain-link (T-CH), a capacitor CT and an inductor Lr .
in Fig. 4, the passive components are generally not chosen
to resonate at the grid frequency. For this reason, the T-CH
SMs are full-bridges, since, during normal operation the T-CH
must produce an ac voltage able to cancel out the residual ac
voltage drop across the passive components. This ac voltage is
in quadrature with the line current and, neglecting loss, energy
balance is naturally achieved in the T-CH SMs. In this sense,
assuming Lr < CT , the T-CH can be seen as an equivalent
inductive reactance that makes the T-branch operate as a virtual
resonant circuit where part of the inductance is passive and part
is electronically emulated by the T-CH. The voltage produced
by the ith T-CH can be generally expressed as:
viT−CH(t) = ωg · Leq ·
1
r
Iˆiphase sin
(
ωg · t+ pi
2
− ϕ− i− 1
3
pi
)
(11)
where the equivalent inductance emulated by the T-CH in order
to achieve resonance at ωg is:
Leq =
1
ω2g · CT
− Lr (12)
As a result, the ac voltage drop at the grid frequency across
the T-branch is zero. The passive resonant inductor cooperates
with the T-CH in eliminating the ac voltage drop across the
blocking capacitor CT . However, the retention of Lr in the
circuit could significantly impact the volume occupied by
the converter. For this reason, the Hybrid T-branch may be
reduced to a T-CH and a blocking capacitor CT , with the T-
CH emulating all the required inductance (Fig.5).
Fig. 5: Hybrid T-branch with a capacitor CT and a transverse full-bridge
(FB) chain-link T-CH.
The equivalent inductance emulated by the T-CHs is then,
Leq =
1
ω2g · CT
(13)
It is now necessary to determine the value of CT . This
could be driven by an economic optimisation of the number
of SMs in the T-CHs and the size of the blocking capacitors
CT . However, at this stage the capacitor is simply selected
in order to limit the ac voltage drop, due to the nominal ac
current on the converter side, to a value equal to half of the
ac voltage produced by each L-CH,
XCT ·
Iphase,N
r
= r · Vphase,N
2
(14)
where Iphase,N and Vphase,N are, respectively, the nominal
values of the current and phase voltage on the grid side. Using
eq. (14) the required capacitance can be obtained,
CT = 2 · Iphase,N
r · ωg · Vphase,N =
1
pifg
S
(rVLL)
2 (15)
where S is the rated apparent power and VLL is the grid line
to line voltage. The number of T-CH SMs can be determined
according to voltage drop on CT that needs to be cancelled
(half the converter side ac voltage in this case). However,
extra voltage capability could be useful to cover all the
contingencies [24], [25]. For this reason, it has been assumed
that each T-CH must be able to produce 3/5th of the nominal
phase voltage,
max (VT−CH) =
3
5
· r · Vˆphase,N (16)
5and the number of required SMs can be determined according
to (39) given in the Appendix.
3) Active T-branch: Finally, Fig. 6 illustrates another pos-
sible arrangement of the T-branch that is realised only using
half-bridge SMs controlled to produce 1/3rd of the dc voltage:
V iT−CH =
Vdc
3
(17)
Fig. 6: Active transverse T-branch. The connection features only a transverse
half-bridge (HB) chain-link (T-CH).
This is the most intuitive solution, as the dc offset is
removed by placing an equivalent controllable voltage source
such that the polarity opposes the corresponding dc component
of the viL−CH . As derived for the Hybrid T-CH and the L-CH
an expression to identify the required minimum number of
SMs in the active T-CHs NactiveSMT−CH can be obtained and is
given in the Appendix.
C. Selection of the optimal converter topology
In this subsection some considerations are presented to
choose the most suitable solution between the Hybrid and
the Active SCC. As highlighted, this main aim of this new
topology is to reduce the number of SMs in the converter, as
a higher number increases the control system complexity and,
in turn, the overall converter complexity. The main operating
differences between the options have been presented and now
a comparison in terms of the ratings of the T-CHs is given.
1) Current rating: In both solutions the current flowing in
the two T-CH is the same, and the semiconductors will have
the same current ratings.
2) Number of SMs: The number of required SMs can be
determined via eq. (39) and (40) given in the Appendix,
and the relative requirement between the two options can be
obtained as,
N
Hybrid
SMT−CH
N
Active
SMT−CH
≈ 0.6 (18)
For simplicity the RMdc and RMac have been assumed equal
to 1. Note that if an ac regulation margin RMac less than
unity is used (it is sensible to assume so as otherwise no ac
regulation margin would be available) the relative SM requi-
rement of (18) decreases and becomes even more favourable
to the Hybrid SCC.
From (18) it can be concluded that the Active SCC requires
at least 40% more SMs than the Hybrid SCC. However,
the Hybrid SCC requires full-bridge modules whereas the
Active SCC requires only half bridges. As consequence the
semiconductor count for the two options is similar.
3) Energy storage: To provide a basic evaluation of the
different energy storage requirements, the instantaneous power
pCH(t) absorbed by each chain-link can be integrated over
time (for the power balance condition with zero average power
exchanged by the chain-links) and the energy variation ∆e(t)
can be derived,
∆e(t) =
∫
pCH(t) dt = vCH(t) · iCH(t) dt (19)
Also, assuming perfect energy sharing among the SMs
within a chain-link, the time dependant energy stored in the
chain-link can be described by
ECH(t) =
1
2
CSMNSMv
2
SM (t) (20)
The instantaneous voltage in each SM vSM (t) can be de-
composed into a dc component VSM and an ac component
∆vSM (t). By assuming power balance conditions and small
ripple in vSM (t), the expression of the energy fluctuation as
a function of the ac component of the SM voltage becomes:
∆e(t) ≈ CSM ·NSM · VSM ·∆vSM (t) (21)
Knowing the expression of the energy fluctuation, the peak
to peak ac voltage component can be limited by selecting an
appropriate value of CSM according to
CSM ≥ ∆epp
NSM · δvc,pp · V 2SM
(22)
where δvc,pp is the per unit peak-to-peak voltage fluctuation,
normalised with respect to the nominal SM voltage VSM . The
minimum energy storage in each chain-link can be calculated
as:
Emin =
∆epp
2 · δvc,pp
[J ] (23)
Also, the minimum specific energy required H [26] to guaran-
tee the per unit peak-to-peak voltage fluctuation δvc,pp , can be
written as:
Hmin =
∆epp
2 · δvc,pp · S
[
J
W
= s
]
(24)
In the literature H is generally expressed in kJ/MW or ms.
Eq. (23) and (24) can be used for a comparison of the two
T-branch solutions. It is first necessary to evaluate the energy
fluctuation in the individual T-CHs. During normal operation,
the amplitude of the voltage produced by the Hybrid T-CH
can be approximated by,
Vˆ iT−CH = ωg · Leq ·
1
r
Iˆiphase ≈ r ·
Vˆ iphase
2
≈ Vdc
6
(25)
To explain the expression above some remarks are required.
The T-CH is controlled, as already discussed, to “resonate”
with the blocking capacitor CT and at nominal operating con-
ditions it produces an amplitude that is half of the amplitude
of the nominal ac voltage, that in turn is roughly half the dc
voltage produced by each L-CH. The peak to peak energy
fluctuation can be estimated by,
∆e
Hy
pp = 2
VdcIˆ
i
phase
24ωgr
≈ S
6ωg
(26)
6The energy fluctuation in the Active T-CH of the i-th phase
can be evaluated as
∆e
Act
pp = 2
VdcIˆ
i
phase
3ωgr
≈ 4
3
S
ωg
(27)
The relative energy storage requirement can now be evaluated
as:
∆e
Act
pp
∆eHypp
= 8 (28)
The energy storage in the Active T-CH is eight times greater
than the energy storage in the Hybrid T-CH solution. This
result comes about because of the different energy fluctuation
ripple and the different amplitude of the voltage produced by
the two solutions. The Hybrid chain-link produces approxi-
mately half the voltage of the Active T-CH and the ripple
frequency is double that of the Active T-CH.
The smaller energy storage requirement of the Hybrid
solution makes it the most attractive option for the T-branch
configuration. Consequently the hybrid option is only one
taken forward for further study and for simplicity we remove
the hybrid designation and just refer to it as the SCC.
D. Discussion on energy storage and number of SMs of the
selected topology
Using eq. (1) and eq. (2) it is possible to determine the total
energy fluctuation in the L-CH SMs. It is easily shown that the
total energy fluctuation is equal to the energy fluctuation of
an equivalent MMC. Consequently, the energy storage in the
L-CHs is approximately the same as an equivalent MMC. To
evaluate the additional storage required by the T-CHs eq. (26)
can be used. As Vdc/3 ≈ r · V iphase, eq. (26) can be rewritten
as:
∆e
Hy
pp ≈ 2
V iphaseIˆ
i
phase
4ωg
(29)
The specific energy storage for the T-CHs can be written in
the form of,
H
Hy
=
∆e
Hy
pp
S
≈ 2 · S
4ωg
1
S
=
1
2pifg
(30)
For example, a system with a line frequency fg = 50 Hz
requires and additional specific energy of approximately 3
kJ/MVA. Hence the additional energy stored in the T-CHs is
not significant since it is, for example, less than 10% of the
typical total energy storage in an MMC [27].
The number of SMs required by an MMC can be identified
according to the system voltage levels and the available
semiconductor devices. However, a simplified comparative
analysis to identify the relative SM requirement between two
modular multilevel converters can be determined by approxi-
mating the available voltage in each chain-link of SMs of the
complete converter in terms of the dc voltage. Thus, the total
requirement for the SCC is ≈ 2Vdc + 3 · Vdc/6 while for an
equivalent MMC is ≈ 6Vdc. This means that an SCC requires
approximately the same energy storage as an equivalent MMC
and the number of SMs required is reduced by ≈ 60%. This
result can be seen also from a different perspective: the SCC
has the potential to compact the energy storage of an MMC
into a converter that requires only 40% of the number of SMs
of an MMC.
III. HVDC SIMULATION AND COMPARISON
In order to prove the viability of the SCC topology intro-
duced in this paper, the results of a full switching simulation
are presented in this section. The voltage and power ratings
of a scaled down industrial HVDC (MMC) demonstrator [28]
have been used as reference for this study. Fig. 7 shows the
simplified schematic of the SCC HVDC system considered.
The converter operates as an interface between a medium
voltage ac grid and a dc system. For simplicity the dc system
is replaced by a resistive load RLOAD. The parameters of the
two systems are summarised in TABLE I.
TABLE I: HVDC scaled down system parameters
Symbol Quantity Value
Vdc dc voltage 20 kV
VLL line to line voltage 11 kV
fg line frequency 50 Hz
P Active power 20 MW
Q Reactive power 8.5 MVAr
On the ac side each converter phase is connected to the
corresponding grid phase via a single phase transformer as
shown in Fig. 7. It is very important to note that Ls shown
in Fig. 7 is not the same as Lr shown previosly in Fig. 4.
The function of Lr is taken up entirely by the chain-links as
explained previously while Ls represents the ac line interface
reactance required by any HVDC converter to allow for power
control etc. It includes the transformer leakage reactance and
is common to both the SCC and MMC implementations and
Fig. 7: Schematic of the simplified SCC HVDC system for comparison study.
7it is not therefore included in the comparison tables. A value
of 18% is used according to the value reported in [28]. The
transformer turns ratio is identified by using (9) having fixed
the dc and an ac voltage regulation margin (RMdc, RMac)
both equal to 0.05 (±5% voltage regulation). On the dc side
the system is modelled as a resistive load of 20Ω which is
connected to the converter via an inductor Ldc = 22 mH .
TABLE II: SCC parameters
Symbol Quantity Value
CSML−CH L-CH SM capacitance 19 mF
CSMT−CH T-CH SM capacitance 12 mF
CT Transverse capacitance 2.3 mF
NSML−CH Number of L-CH SM per phase 11
NSMT−CH Number of T-CH SM per phase 5
VSM SM operating voltage 1.5 kV
fPWM PWM frequency 500 Hz
fsort Sorting frequency 500 Hz
The capacitance values of the sub-modules have been se-
lected according to (22) in order to limit the voltage oscillation
to around ±10% of the average value (i.e. 20% peak to peak
voltage fluctuation δvc,pp ), [29]. The number of SMs for the L-
CHs and T-CHs are calculated respectively according to (38)
and (39) assuming 10% (kr = 0.1) SMs redundancy. The
SM operating voltage is 1.5 kV [28] and IGBT modules with
3.3kV voltage ratings are considered. The full-load losses for
this basic design assuming typical 3.3kV devices has been
calculated at 1.3% - a figure that could be further optimised
by examining trade-offs between losses and fault handling
capabilities [24].
Fig. 8: Line to line voltages and ac currents on the converter side of the
transformer.
In Fig. 8 the waveforms of the ac voltages and currents are
shown. This figure shows the ac quantities measured on the
converter side of the transformer. The ac current has THD of
2.5%.
On the dc side the voltage Vdc of the converter is the sum of
the three voltages produced by the L-CHs according to (10).
The dc voltage shows a ripple at the switching frequency given
by the instantaneous sum of the three L-CH SMs that are pulse
width modulated (one for each L-CH). This voltage oscillation
has a range of ±2 · VSM .
The current flowing in each L-CH is given by the sum of
the dc current and the ac current of the corresponding phase
as shown in Fig. 10.
Fig. 9: The top waveform shows the dc side voltage produced by the
converter. The bottom waveform shows the dc current flowing into the dc
load
Fig. 10: Waveforms of L-CH currents.
The characteristic voltage waveforms of the transverse bran-
ches are shown in Fig. 11. This shows the voltages on the
transverse capacitors CT and the voltages produced by the
T-CHs. As expected each VCT voltage has a dc component
Fig. 11: Converter SM voltages
approximately equal to Vdc/3 and an ac component equal
to the capacitive voltage drop. The T-CHs are modulated to
produce a voltage that cancels this capacitive voltage drop.
The SM nominal voltages (VSM ) have been chosen to be
1.5 kV and the instantaneous waveforms are shown in Fig. 12.
As expected, the fundamental period of the voltage ripple is
20 ms for the L-CH SMs (the same as in an MMC) whereas
it is 10 ms for the T-CH SMs.
MMC comparison
The SCC design used to simulate the scaled down industrial
HVDC system is used in this section for a comparison with
an equivalent MMC. The MMC is assumed to be connected
between the same dc system and ac grid. Equivalent design
methods, already introduced for the SCC have been used to
determine the parameters of the MMC converter. In order to
choose the transformer ratio used to interface the MMC with
8Fig. 12: Converter SM voltages
the ac grid the same ac and dc regulation margins introduced
for the SCC have been used. The average SM voltage is
VSM = 1.5 kV , the value of the SM capacitance is selected to
limit the peak to peak voltage oscillation to 20% of the average
SM voltage and the number of SMs have been determined
considering the same redundancy adopted for the SCC (i.e.
10%).
TABLE III: Comparison.
*L-CH, **T-CH
Quantity MMC SCC
r 1.05 0.7
N of chain-links 6 6
NSM per chain-link 16 11*, 5**
NSM per converter 96 48 = 33* + 15**
VSM 1.5 kV 1.5 kV
Ich (RMS) 0.7 kA 1.9* kA, 1.6** kA
Idc 1 kA 1 kA
CSM 7.5 mF 19* mF, 12** mF
H 36.3 ms 32.5* ms, 9.3** ms
CT - 2.3 mF
HCT - 7 ms
Larm 4.7 mH -
N of arm inductors 6 -
The results of the comparison are summarised in TABLE III.
The main advantage of the topology is the reduction of number
of SMs, indeed the SCC requires 50% fewer SMs than an
MMC. This factor significantly impacts on the required control
apparatus and auxiliary elements to be installed. Also the
number of semiconductors is reduced. In addition the inherent
concentration of the energy storage, although a greater specific
value is needed (15 % more), could help to reduce the occupied
volume since the energy is stored in less SMs. Three transverse
capacitors CT and one dc side inductor Ldc are required,
reducing the number of passive elements from 6 (one arm
inductor for each MMC arm) to 4. It can be seen from the
table that the major drawback of the converter is the high
current circulating in the semiconductors. This preliminary
comparison shows as the SCC has the potential to reduce those
factors that significantly impact the converter footprint, namely
the number of SMs and the number of passive elements.
IV. CONTROL STRATEGY
The main objective of this section is to develop the control
scheme for the SCC. This analysis focuses on the control of
the small scale laboratory prototype of the SCC that has been
designed and built to validate the converter concept. Only the
control loops that are strictly necessary for the operation of the
laboratory demonstrator are presented, a more detailed analysis
of the converter dynamics will be the object of future work.
The basic schematic of the laboratory prototype set-up is the
same as that used for the simulation study shown previously
in Fig. 7
where it is worth noting that the inductors Ls on the ac
side are the combination of interconnection inductors with the
leakage inductance of the transformer, and they are not used
“to cancel” the blocking capacitor ac voltage drops. This task
is fully carried out by the T-CHs. For simplicity, control of
the voltage on the dc side is performed in open loop. The
dc voltage is shared equally among the three L-CHs and
constitutes the constant component of the L-CH modulation
signals. The power absorbed by the dc side is therefore
defined by the resistive load. A slow outer total energy control
generates the active components of the ac current references in
order to meet the power balance, and these are tracked by an
inner current controller. A reactive current component, IrefR ,
can be directly added to the ac current references.
A. Current control
Considering that the outer energy control loops will be
designed to have dynamics at least an order of magnitude
slower than the current loops, the T-CHs and the L-CHs can be
considered as ideal controllable voltage sources. The current
loops can then be analysed referring to a generic i-th phase,
and the ac side equation can be derived from Fig. 7 as:
r · viphase(t) =
1
Cr
∫
iiphase(t) dt+ Ls
d iiphase(t)
dt
+ viL−CH(t)− viT−CH(t), i = 1, 2, 3 (31)
For simplicity, the full-bridge chain-links in the hybrid T-
branches discussed in Section II-B2, are controlled in open-
loop so that the generated ac voltages viT−CH(t) are “in-
ductive” 50Hz voltages that cancel the ripple across CT in
each phase. The modulation signals for viT−CH(t) are derived
from the ac current references and the value of the capacitors
CT . As a result, the voltages viT−CH(t) act as a 50Hz
disturbance for the small signal model of the current control.
For this reason, the chain-link that controls the current of the
i-th phase is only the corresponding viL−CH . In conclusion,
9the equivalent circuit of the ac side can be represented as
in Fig. 13, where the disturbance introduced by the T-CH
generator has been neglected for brevity.
Fig. 13: Equivalent ac circuit of the i-th converter phase (i = 1, 2, 3).
The current control proposed in this paper is realised in the
abc frame and three single phase PLLs based on quadrature
signal generation and the Park transformation [30] are used for
grid synchronisation. In order to track the alternating current
reference a Proportional-Resonant (PR) controller, derived in
[31], has been used for each phase as shown in Fig. 14.
Fig. 14: Current control loops.
The output of the controller constitutes the ac modulation
signal vi
ac∗
L−CH of the corresponding L-CH modulator.
B. Energy control
The energy control should guarantee that the total energy
stored in the converter is maintained at the reference value and
that uniform energy distribution is achieved within each chain-
link. These needs are met via a three level control structure that
consists of: Total Energy Control (TEC), Inter-phase control
(IPC) and Intra Chain-link Balancing (ICB).
The dynamics of the average voltage in each chain-link are
approximated by the s-domain transfer function that can be
obtained via linearising the non-linear differential equation that
describes the system,
GP =
VCeq (s)
P (s)
=
1
sVSMCSM
(32)
This transfer function describes the relationship between the
input power P (s) and the output voltage VCeq (s) of a generic
chain-link of SMs about the quiescent working point.
1) TEC control: The TEC in Fig. 15 ensures that the total
energy stored in converter SMs is maintained at the desired
level. To do so, this control acts simultaneously on both the
L-CHs and the T-CHs total energies. The reference voltage
V refCeq
∑ = (3 ·NSML−CH + 3 ·NSMT−CH ) · V refSM is compared
with feedback of the total voltage “available” in the converter
V measCeq
∑, i.e. the sum of all the SM voltages, and the error
is processed by a Proportional-Integral (PI) controller that
defines the peak of the active component of the grid current
reference, thus defining the ac active power. However, a small
part of this power must be “intercepted” by the T-CHs in
order to maintain the local energy balance by compensating
for semiconductor loss. To do so a resistive voltage component
is added to the viT−CH of (11) via a controllable angle δ
i,
viT−CH = −ωg ·Leq ·
1
r
Iˆref sin
(
ωg · t+ pi
2
− ϕ− i− 1
3
pi − δi
)
(33)
The measured “available voltage” in the T-CH of the i-
th phase V measCeq(T−CHi) =
∑NSMT−CH
j=1 v
j
T−CHi is subtracted
from the reference voltage NSMT−CHVSM and then the output
of a PI controller defines the controllable angle δi of the cor-
responding T-CH. The modulation signal of the corresponding
T-CH is defined by a voltage function according to (33).
2) IPC control: During the converter operation, mismatches
between the energy stored in the different phases can arise.
It is then necessary to add another level of energy control to
equalise the energy storage. This control acts on the net power
exchange between different converter phases. However, it does
not modify the power reference generated by the TEC, but it is
designed to distribute the power reference differently between
the converter phases to reach energy equalisation. It is worth
noting that only the differential energy of two pairs of phases
are required since the third is a combination of the other two.
The implementation of this additional level of control is shown
in Fig. 16.
Considering that the dc power is imposed by the load and
Vdc, by adjusting the contribution of each L-CH to the dc
voltage it is possible to modify the net power exchanged by
the chain-link. Each L-CH dc component is modified via the
corresponding ∆V ∗dc. It is important to remark that the IPC
does not affect the power exchanged on the dc side and the
sum of the three dc components ∆V ∗dc1,2,3 is always zero. The
parameters of the controllers are selected in order to obtain
a dynamic response slower than the TEC loops to guarantee
decoupling.
3) Modulation and ICB control: The control loops generate
the modulation signals for the converter chain-links, however
they are generated assuming ripple-free SM voltages. If no
additional action is taken, the interaction between the modu-
lation signals and the SM voltage ripple will introduce chain-
link voltage components at multiples of the line frequency. To
avoid this, the modulation index Mod(t) is compensated with
the available voltage in the corresponding chain-link VCeq (t)
according to,
Modc(t) =
Mod(t)
VCeq (t)
·NSM · VSM (34)
Modc(t) is the compensated modulation signal of a generic
chain-link of SMs. The modulation technique used to produce
the gate signals for the SM switches is based on the Phase
Disposition pulse width modulation (PD-PWM) technique.
The ICB is used to equalise the SM voltages with a canoni-
cal sorting procedure [32], [33] and the algorithm implemented
to sort the SMs is the so-called “bubble sort” - although it
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Fig. 15: TEC control loops. KP1 is the power constant and it is equal to the RMS value of the ac grid voltage. The TEC includes the PI that controls the
voltage in the L-CHs (top PI) and the 3 PIs that control the voltage in the T-CHs. CL is the closed loop tranfer function of the current control. The voltage
function Vfcn is implemented according to (33)
.
Fig. 16: IPC control loops. KP2 is the power constant, that in this control loop is the value of the dc current. GP is the transfer function between the voltage
in the phase chain-links and the input power. The sign of the ∆V ∗dc1,2,3 depends on the direction of the power flow. VCeq(LTi) is the available voltage in
the L-CH and the T-CH of the ith phase
.
should be noted that any previously reported sorting method
could be used. The sub-modulation signals will be sorted
according to the sign of the current in order to equalise the
voltage sharing within each chain-link.
V. EXPERIMENTAL SETUP
To validate the converter, a flexible modular multilevel
prototype for laboratory purposes has been designed and built.
The control system is based on a master-slave architecture
designed to achieve high control flexibility.
A. Laboratory prototype
The converter has been designed for a nominal ac RMS line
to line voltage of 400V and a dc voltage of 450V. The total
power rating is equal to 4.5 kVA with a power factor (PF)
of 0.8. It is worth noting that each L-CH should be able to
reproduce a third of the dc voltage plus the corresponding ac
voltage on the converter side, as indicated in (35).
VMAX =
Vdc
3
+ rVˆphase (35)
With this assumption, the maximum peak value of the ac
voltage produced by the converter cannot exceed 150V (when
the converter is operated at 450 V on the dc side): as a
consequence, the transformer turns-ratio has been selected to
be equal to 240/90. This will leave, in nominal operating
conditions, at least 10% ac voltage margin.
With the power rating defined, a sensible number of SMs
should be selected to produce the multilevel waveforms output
by the converter. Accordingly, 5 half-bridge SMs (NSML−CH )
are used for each L-CH and the nominal voltage of each L-CH
SM is 60V according to (36).
VSML−CH =
VMAX
NSML−CH
' Vdc
3
2
NSML−CH
(36)
To simplify the the design, the T-SMs have also been
chosen with the same voltage rating and 3 full-bridge SMs
have been adopted in each T-CH. The switching devices are
Infineon IPB072N15N3 MOSFET, rated for 150V and 100A.
The capacitor in each SM is 5mF , giving a equivalent H
constant [26] of 50ms. Two series connected resistors are
connected across the terminals of the “SM floating dc link”
for discharging and measurement purposes. It is worth noting
that less energy storage (H = 38ms) is actually required to
achieve the 10% voltage ripple in all SM because the SM
in the T-CHs could have a lower capacitance. However, the
same capacitance has been used in all the SMs for ease of
manufacturing. Each phase of the converter is realised by
stacking 8 SMs (5 L-CH and 3 T-CH) and connecting them to
the same backplane, which interfaces a local slave controller
with the control and sensing signals in each SM.
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Fig. 17: Photograph of the experimental rig.
Fig. 18: Central controller docking board.
Fig. 19: Local control board.
B. Control system
In this application, the control system has been implemented
using off-the-shelf micro-controller-units (MCUs). Monitoring
all the SM voltages to ensure control of the energy stored in
the SMs requires a number of ADCs that are not typically
available in commercial MCUs. However, it is worth noting
that SM voltage control is performed on the total voltage
of each chain-link and not on the single SM. This allows a
control based on a master-slave architecture to be used, where
a local slave MCU monitors each SM in the chain-link and
communicates to the master only the sum of the available
voltages. In the SCC prototype, the central control board hosts
a Texas Instruments F28379d controlCARD, acting as master
(Fig. 18). The master is connected to the local controllers
via optical channels and to a measurement board via coaxial
cables. In each SM stack, a F28377s Launchpad sits on a local
controller backplane (Fig. 19).
VI. EXPERIMENTAL RESULTS
In order to initially validate the new topology and the
associated control scheme implemented in the experimental rig
(TABLE IV), full switching simulations have been performed
in the MATLAB/Simulink environment in conjunction with
the PLECS blockset. However, due to space the experimental
results are presented in preference in the following paragraphs.
However, to illustrate the match between the simulation study
and the experimental tests the dynamic responses of the system
are compared. For the experimental results, the converter has
been used as a rectifier connected to a resistive load on the
dc side, as shown in Fig. 7. On the ac side the converter
is connected to a three phase VARIAC via three single phase
transformers. The parameters of the system are summarised in
TABLE IV. Due to the large amount of waveforms to be re-
corded simultaneously, two different acquisition methods have
been used. The results are recorded via the use of oscilloscopes
and the master control board. Two oscilloscopes have been
used to measure: (1) the L-CH voltages, the T-CH voltages, (2)
the dc voltage and the (3) voltages on the blocking capacitors
CT . The first oscilloscope is a YOKOGAVA DCM2024 with
200 MHz bandwidth and 2.5 GSa/s sample rate, and the second
is Tektronix DP0 2024 with the same bandwidth and 1 GSa/s
sample rate.
In addition, the master board stores the converter side
ac voltages/currents, the SM voltages and the energy/current
transients. The waveforms recorded via the master are sampled
at 2 kHz — a quarter of the switching frequency (8 kHz).
The parameters of the control loops adopted have been
obtained employing standard linear control design tools and
are given in TABLE V. The notch filters included in the table
are designed to reduce the voltage ripple on the feedback of
the SM voltages of the T-CHs. The transfer function of the
adopted filter is,
H(s) =
s2 + ω2
s2 +
ω20
Q s+ ω0
(37)
where ω0 is the frequency to be cancelled and Q is the quality
factor of the filter.
A. Steady state converter operation
These tests are mainly needed to verify if the controllers
drive the system state variables to the reference values. In
Fig. 20 the voltage produced by the three L-CHs are shown.
TABLE IV: System Parameters
Symbol Quantity Value
Vdc dc voltage 450 V
VLL line to line voltage 415 V
fg line frequency 50 Hz
r transformer turns ratio 90/240
Ls line inductance 1.7 mH
Rs line resistance 0.3 Ω
Ldc dc inductance 11.7 mH
RLOAD Load resistance 120 Ω
NSML−CH number of SMs for each L-CH 5
NSMT−CH number of SMs for each T-CH 3
VSM SM nominal voltage 60 V
CSM SM capacitance 5 mF
RSM SM resistance 39.1 kΩ
CT blocking capacitance 880 uF
fPWM PWM frequency 8 kHz
fSORT sorting frequency 2 kHz
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Fig. 21 shows the waveforms produced by the three T-CHs.
Even though each T-CH is able to produce 7 voltage levels
only three levels are used in this operating condition. This is
due to the fact that the amplitude of the voltage produced by
this chain-link is directly proportional to the phase currents,
and in this experiment the currents are below the nominal
value. The appearance of extra levels in this figure is due to
very short ”error” pulses created by an interaction of the bridge
dead-time delay and cycling of the zero state between upper
and lower device pairs in each bridge to equalise losses. Due
to their short duration, they have an insignificant effect on
the overall operation. The voltage drops across the blocking
capacitors CT are presented in Fig. 22. The small differences
in ac amplitude are mainly due to mismatches in the blocking
capacitor values CT . The currents flowing in the ac side of the
converter are shown in Fig. 24. The small distortion present in
the current waveforms can be justified by the non-compensated
dead times and by the fact that the network voltages feeding
the VARIAC have some distortion.
Fig. 25 presents the SM voltages including both the L-
CH and T-CH SMs. As expected, the SM working voltages
match the reference value V refSM = 60V . The L-CH SMs have
a fundamental voltage ripple at 50 Hz, while, as expected, the
T-CH SM voltages have a fundamental ripple at 100 Hz. The
peak to peak voltage fluctuations are smaller in the T-CHs
than in the L-CHs. Clearly, the T-CHs could have a smaller
capacitance for the same peak to peak voltage ripple as the
L-CHs. However, the same value of CSM is used in both to
unify and simplify the design.
TABLE V: Parameters of the implemented control loops
Symbol Bandwidth [Hz] Parameter Value
TEC L-CH ≈ 3.5 kp 0.1
ki 1.0
TEC T-CH ≈ 3.5 kp 0.1
ki 1.0
IPC ≈ 0.35 kp 0.1
ki 0.1
PLL ≈ 3 kp 0.2
Ti 0.05
P+R ≈ 50.0 kp 0.1
kR 0.1
ωc 1.0
ωc 2pi50
T-CH notch − ω0 2pi100
Q 10.0
Fig. 20: Voltage waveforms produced by the L-CHs.
Fig. 21: Voltage waveforms produced by the T-CHs.
Fig. 22: Blocking capacitor CT voltages.
Fig. 23: Ac voltages. The currents are measured on the converter side of the
transformer.
Fig. 24: Ac currents. The currents are measured on the converter side of the
transformer.
B. Reactive reference variation
To test the functionality of the current control loops, in-
dependently from the dynamics of the energy control, a 6 A
amplitude step in the reactive component of the current is
imposed. The dc load during this test is RLOAD = 90 Ω. The
dynamic response of the ac current control loops is shown
in Fig. 26. This figure also shows a corresponding simulation
result, illustrating the match between the modelling and the
experimental results.
The phase current takes approximately one fundamental
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Fig. 25: SM voltages of the converter chain-links: (a) L-CH SM voltages
of the 1st phase, (b) L-CH voltages of the 2nd phase, (c) L-CH voltages of
the 3rd phase, (d) T-CH SM voltages of the 1st phase, (e) T-CH voltages of
the 2nd phase, (f) T-CH voltages of the 3rd phase. The colours used to mark
the SMs of the L-CHs are respectively: blue, green, black, red and cyan. The
colours used to mark the SMs of the T-CHs are respectively: black, red and
cyan.
Fig. 26: Dynamic response of the current control loop to a variation of the
reactive component set point.
period to settle.
C. Energy variation
In order to validate the dynamic response of the the TEC, a
5% energy reference step was applied. In Fig. 27 the dynamics
of the total energy controller are shown. The settling time
Fig. 27: Dynamic response of the total energy/voltage control loop to a
variation of the energy/voltage reference value.
Fig. 28: Dynamic response of the energy/voltage control loop to load
variation.
of the energy loop is approximately 0.3s according to the
design bandwidth of the TEC loops. This result confirms the
effectiveness of the analytical design and again the match
between modelling and experiment is illustrated.
D. 32% Load variation
To further verify the TEC response to perturbations, a 32%
load variation has been applied. Initially the converter operates
with a dc load RLOAD of 60Ω, requiring an active power flow
from the grid to the dc side of 3.3 kW. After a certain period
the network is switched to a resistor of 90Ω, for an equivalent
power flow of 2.25 kW. Despite the different load conditions
the controllers are still tuned according to TABLE V. The
response of the TEC is shown in Fig. 28. After the load
step, the system requires approximately 0.3 s to settle as
expected according to the bandwidth of the TEC. A good
match between the experimental results and the simulation
model is demonstrated again.
VII. CONCLUSION
An innovative modular multilevel Series Chain-link Con-
verter (SCC) has been presented. The proposed solution takes
advantage of the inherent property of a symmetric set of
voltages in order to reduce the required number of SMs
and to achieve a more concentrated energy storage than in
a traditional MMC. As such, it is expected to be interesting
where converter footprint is at a premium, for example, in
off-shore applications. The blocking capacitor CT fulfils the
task of removing the dc offset produced by the corresponding
L-CH, and a T-CH is adopted “to cancel” the ac voltage drop
across the blocking capacitors and also to provide an additional
degree of freedom to deal with different converter operating
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conditions. The converter has the potential to reduce the num-
ber of required SMs by 60% while maintaining approximately
the same energy storage of an equivalent MMC. In addition,
the number of passive elements are reduced since the converter
needs only three blocking capacitors. The experimental results
from a laboratory scale prototype prove the viability of this
new solution.
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APPENDIX
The minimum number of half bridge SMs for the L-CHs
can be evaluated according to:
NSML−CH =
⌈⌈√
2
3
(
(1+RMac)·(2−RMdc)
1−RMdc
)
r · VLL
VSM
⌉
· kr
⌉
(38)
The minimum number of full bridge SMs of the T-CHs in
the active configuration can be evaluated according to:
NhybridSMT−CH =
⌈⌈√
6
5
· (1 +RMac) · r · VLL
VSM
⌉
· kr
⌉
(39)
The minimum number of half bridge SMs of the T-CHs in
the hybrid configuration can be evaluated according to:
NactiveSMT−CH =
⌈⌈√
2
3
(1+RMac)·(1+RMdc)
1−RMdc · r · VLL
VSM
⌉
· kr
⌉
(40)
The energy fluctuation in the T-CH SMs of the Hybrid
configuration can be evaluated by,
E(t) =
∫
Vˆ iT−CH sin
(
ωg · t+ pi
2
− ϕ− i− 1
3
pi
)
· 1
r
Iˆiphase sin
(
ωg · t− ϕ− i− 1
3
pi
)
dt, i = 1, 2, 3
(41)
where Vˆ iT−CH is assumed to approximately Vdc/6. With a
similar approach the the energy fluctuation in the T-CH SMs
of the Active configuration can be calculated by,
E(t) =
∫
Vdc
3
· 1
r
Iˆiphase sin
(
ωg · t− ϕ− i− 1
3
pi
)
dt
(42)
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